% This file was created with JabRef 2.6.
% Encoding: Cp1252

@INPROCEEDINGS{1656931,
  author = {Benini, L.},
  title = {Application Specific NoC Design},
  booktitle = {Design, Automation and Test in Europe, 2006. DATE '06. Proceedings},
  year = {2006},
  volume = {1},
  pages = {1 -5},
  month = {march},
  doi = {10.1109/DATE.2006.243857},
  file = {:D\:\\paper\\AS-NoC\\01656931.pdf:PDF},
  keywords = {application-specific integrated systems;design flows;high level specification;multiprocessor
	systems-on-chip;networks on chips;wireless communications;application
	specific integrated circuits;integrated circuit design;logic design;microprocessor
	chips;mobile communication;network-on-chip;},
  owner = {jouyang},
  timestamp = {2011.06.28}
}

@INPROCEEDINGS{5729547,
  author = {Choudhary, N. and Gaur, M.S. and Laxmi, V. and Singh, V.},
  title = {GA Based Congestion Aware Topology Generation for Application Specific
	NoC},
  booktitle = {Electronic Design, Test and Application (DELTA), 2011 Sixth IEEE
	International Symposium on},
  year = {2011},
  pages = {93 -98},
  month = {jan.},
  doi = {10.1109/DELTA.2011.26},
  file = {:D\:\\paper\\AS-NoC\\05729547.pdf:PDF},
  keywords = {GA-based congestion aware topology generation;IP cores;NoC architecture
	synthesis;SoC design;application specific NoC;communication bandwidth
	requirements;communication latency;communication load;energy distributions;genetic
	algorithm;mesh architecture;network-on-chip;system-on-chip design;wired
	communication frameworks;genetic algorithms;integrated circuit design;network
	synthesis;network topology;network-on-chip;},
  owner = {jouyang},
  timestamp = {2011.06.28}
}

@INPROCEEDINGS{5669451,
  author = {Choudhary, N. and Gaur, M.S. and Laxmi, V. and Singh, V.},
  title = {Energy aware design methodologies for application specific NoC},
  booktitle = {NORCHIP, 2010},
  year = {2010},
  pages = {1 -4},
  month = {nov.},
  doi = {10.1109/NORCHIP.2010.5669451},
  file = {:D\:\\paper\\AS-NoC\\05669451.pdf:PDF},
  keywords = {application specific NoC;application specific SoC design;communication
	framework;communication requirements;customized NoC architectures;deadlock-free
	routing;energy aware design methodology;high-performance nanoscale
	architecture;low power consumption;network-on-chip;integrated circuit
	design;low-power electronics;network routing;network-on-chip;},
  owner = {jouyang},
  timestamp = {2011.06.28}
}

@INPROCEEDINGS{1395754,
  author = {Goossens, K. and Dielissen, J. and Gangwal, O.P. and Pestana, S.G.
	and Radulescu, A. and Rijpkema, E.},
  title = {A Design Flow for Application-Specific Networks on Chip with Guaranteed
	Performance to Accelerate SOC Design and Verification},
  booktitle = {Design, Automation and Test in Europe, 2005. Proceedings},
  year = {2005},
  pages = { 1182 - 1187},
  month = {march},
  doi = {10.1109/DATE.2005.11},
  file = {:D\:\\paper\\AS-NoC\\01395754.pdf:PDF},
  issn = {1530-1591 },
  owner = {jouyang},
  timestamp = {2011.06.28}
}

@INPROCEEDINGS{Hansson:2005:UAC:1084834.1084857,
  author = {Hansson, Andreas and Goossens, Kees and R\v{a}dulescu, Andrei},
  title = {A unified approach to constrained mapping and routing on network-on-chip
	architectures},
  booktitle = {Proceedings of the 3rd IEEE/ACM/IFIP international conference on
	Hardware/software codesign and system synthesis},
  year = {2005},
  series = {CODES+ISSS '05},
  pages = {75--80},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1084857},
  doi = {http://doi.acm.org/10.1145/1084834.1084857},
  file = {:D\:\\paper\\AS-NoC\\p75-hansson.pdf:PDF},
  isbn = {1-59593-161-9},
  keywords = {mapping, network-on-chip, quality-of-service, routing, system-on-chip},
  location = {Jersey City, NJ, USA},
  numpages = {6},
  owner = {jouyang},
  timestamp = {2011.06.28},
  url = {http://doi.acm.org/10.1145/1084834.1084857}
}

@INPROCEEDINGS{Leary:2009:ATD:1629435.1629499,
  author = {Leary, Glenn and Chatha, Karam S.},
  title = {Automated technique for design of NoC with minimal communication
	latency},
  booktitle = {Proceedings of the 7th IEEE/ACM international conference on Hardware/software
	codesign and system synthesis},
  year = {2009},
  series = {CODES+ISSS '09},
  pages = {471--480},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1629499},
  doi = {http://doi.acm.org/10.1145/1629435.1629499},
  file = {:D\:\\paper\\AS-NoC\\p471-leary.pdf:PDF},
  isbn = {978-1-60558-628-1},
  keywords = {best-effort communication, latency, network-on-chip, synthesis},
  location = {Grenoble, France},
  numpages = {10},
  owner = {jouyang},
  timestamp = {2011.06.28},
  url = {http://doi.acm.org/10.1145/1629435.1629499}
}

@INPROCEEDINGS{Murali:2005:MPP:1120725.1120737,
  author = {Murali, Srinivasan and Benini, Luca and De Micheli, Giovanni},
  title = {Mapping and physical planning of networks-on-chip architectures with
	quality-of-service guarantees},
  booktitle = {Proceedings of the 2005 Asia and South Pacific Design Automation
	Conference},
  year = {2005},
  series = {ASP-DAC '05},
  pages = {27--32},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1120737},
  doi = {http://doi.acm.org/10.1145/1120725.1120737},
  file = {:D\:\\paper\\AS-NoC\\p27-murali.pdf:PDF},
  isbn = {0-7803-8737-6},
  keywords = {QoS, mapping, networks on chips, optimization, physical planning,
	systems on chips},
  location = {Shanghai, China},
  numpages = {6},
  owner = {jouyang},
  timestamp = {2011.06.28},
  url = {http://doi.acm.org/10.1145/1120725.1120737}
}

@INPROCEEDINGS{1322614,
  author = {Murali, S. and De Micheli, G.},
  title = {SUNMAP: a tool for automatic topology selection and generation for
	NoCs},
  booktitle = {Design Automation Conference, 2004. Proceedings. 41st},
  year = {2004},
  pages = {914 -919},
  month = {july},
  abstract = {Not available},
  file = {:D\:\\paper\\AS-NoC\\01322614.pdf:PDF},
  issn = {0738-100X},
  owner = {jouyang},
  timestamp = {2011.06.28}
}

@INPROCEEDINGS{4110198,
  author = {Murali, S. and Meloni, P. and Angiolini, F. and Atienza, D. and Carta,
	S. and Benini, L. and De Micheli, G. and Raffo, L.},
  title = {Designing Application-Specific Networks on Chips with Floorplan Information},
  booktitle = {Computer-Aided Design, 2006. ICCAD '06. IEEE/ACM International Conference
	on},
  year = {2006},
  pages = {355 -362},
  month = {nov.},
  doi = {10.1109/ICCAD.2006.320058},
  file = {:D\:\\paper\\AS-NoC\\04110198.pdf:PDF},
  issn = {1092-3152},
  keywords = {application-specific networks on chips;communication demands;floorplan
	information;mesh-based custom topologies;network power consumption;scalable
	networks on chips;systems on chips;topology synthesis;circuit layout;network-on-chip;topology;},
  owner = {jouyang},
  timestamp = {2011.06.28}
}

@INPROCEEDINGS{4196029,
  author = {Srinivasan, K. and Chatha, K.S. and Konjevod, G.},
  title = {Application Specific Network-on-Chip Design with Guaranteed Quality
	Approximation Algorithms},
  booktitle = {Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific},
  year = {2007},
  pages = {184 -190},
  month = {jan.},
  doi = {10.1109/ASPDAC.2007.357983},
  file = {:D\:\\paper\\AS-NoC\\04196029.pdf:PDF},
  keywords = {application specific network-on-chip;approximation algorithm;automated
	approach;custom NoC architectures;custom topology generation;guaranteed
	quality approximation algorithms;heuristic techniques;integer linear
	programming;multiprocessor system-on-chip;optimized NoC topology;route
	generation;router mapping;system-level floorplan;application specific
	integrated circuits;approximation theory;circuit layout CAD;network-on-chip;optimisation;},
  owner = {jouyang},
  timestamp = {2011.06.28}
}

@INPROCEEDINGS{Srinivasan:2005:ATT:1129601.1129635,
  author = {Srinivasan, K. and Chatha, K. S. and Konjevod, G.},
  title = {An automated technique for topology and route generation of application
	specific on-chip interconnection networks},
  booktitle = {Proceedings of the 2005 IEEE/ACM International conference on Computer-aided
	design},
  year = {2005},
  series = {ICCAD '05},
  pages = {231--237},
  address = {Washington, DC, USA},
  publisher = {IEEE Computer Society},
  acmid = {1129635},
  file = {:D\:\\paper\\AS-NoC\\9254231.pdf:PDF},
  isbn = {0-7803-9254-X},
  location = {San Jose, CA},
  numpages = {7},
  owner = {jouyang},
  timestamp = {2011.06.28},
  url = {http://portal.acm.org/citation.cfm?id=1129601.1129635}
}

@INPROCEEDINGS{4751853,
  author = {Shan Yan and Bill Lin},
  title = {Design of application-specific 3D Networks-on-Chip architectures},
  booktitle = {Computer Design, 2008. ICCD 2008. IEEE International Conference on},
  year = {2008},
  pages = {142 -149},
  month = {oct.},
  doi = {10.1109/ICCD.2008.4751853},
  file = {:D\:\\paper\\AS-NoC\\04751853.pdf:PDF},
  issn = {1063-6404},
  keywords = {3D mesh implementations;NoC interconnection;SoC;application-specific
	3D networks-on-chip architectures;chip design innovations;networks-on-chip;power
	consumption;ripup-reroute-and-router-merging;silicon integration
	technology;systems-on-chip;network routing;network-on-chip;},
  owner = {jouyang},
  timestamp = {2011.06.28}
}

@comment{jabref-meta: selector_publisher:}

@comment{jabref-meta: selector_author:}

@comment{jabref-meta: selector_journal:}

@comment{jabref-meta: selector_keywords:}

